

1/6




FIG. 1
(Prior Art)

200 →




FIG. 2




FIG. 3




FIG. 4




FIG. 5

COMPONENT	MIS-MATCH	OUTPUT DC OFFSET (mV)	mV ²
RLOAD (40,000 μM^2)	0.10%	0.7	0.49
SWITCHING CORE $V_{be} \times 4$	0.6 mV	0.7	0.49
$V_{-I} (X 2)$	0.50%	0.098	0.009604
$R_{buff} \text{ bias } (2000 \mu\text{M}^2)$	0.50%	0.15	0.0225
OUTPUT BUFFER V_{be}	0.6 mV	0.07	0.0049
LIMITER	6 mV	0.02	0.0004
INPUT V_{be}	1.8 mV	0.03	0.0009
		mV ²	1.018304
		Total RMS Offset (mV)	1.00911

FIG. 6